无锡中微爱芯电子有限公司-乐鱼全站app官网入口

aip74lvc1g74
single d-type flip-flop with set and reset;positive edge trigger

the aip74lvc1g74 is a single positive edge triggered d-type flip-flop with individual data (d) inputs, clock (cp) inputs, set (s()d) and reset (r()d) inputs, and complementary q andq() outputs.

this device is fully specified for partial power-down applications using ioff. the ioff circuitry disables the output, preventing damaging backflow current through the device when it is powered down.

the set and reset are asynchronous active low inputs and operate independently of the clock input. information on the data input is transferred to the q output on the low-to-high transition of the clock pulse. the d inputs must be stable one set-up time prior to the low-to-high clock transition for predictable operation.


  • 主要特点

  • 产品文档

  • wide supply voltage range from 1.65v to 5.5v

  • 5 v tolerant outputs for interfacing with 5 v logic

  • ±24ma output drive (vcc=3.0v)

  • cmos low power consumption

  • latch-up performance exceeds 250ma

  • direct interface with ttl levels

  • input accepts voltages up to 5v

  • specified from -40℃ to 105℃

  • packaging information: tssop8/vssop8


注:如果需要样品或者其他资料,请向我们申请>>

中文文档下载
英文文档下载
网站地图