无锡中微爱芯电子有限公司-乐鱼全站app官网入口

aip74hc/hct595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state

the aip74hc/hct595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. both the shift and storage register have separate clocks. the device features a serial input (ds) and a serial output (q7s) to enable cascading and an asynchronous resetmr() input. a low onmr() will reset the shift register. data is shifted on the low-to-high transitions of the shcp input. the data in the shift register is transferred to the storage register on a low-to-high transition of the stcp input. if both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. data in the storage register appears at the output whenever the output enable input (oe()) is low. a high onoe() causes the outputs to assume a high-impedance off-state. operation of theoe() input does not affect the state of the registers. inputs include clamp diodes. this enables the use of current limiting resistors to interface inputs to voltages in excess of vcc.


  • 主要特点

  • 产品文档

  • input levels:

    for aip74hc595: cmos level

    for aip74hct595: ttl level

  • 8-bit serial input

  • 8-bit serial or parallel output

  • storage register with 3-state outputs

  • shift register with direct clear

  • 100 mhz (typical) shift out frequency

  • specified from -40℃ to 125℃

  • packaging information: dip16/sop16/tssop16


注:如果需要样品或者其他资料,请向我们申请>>

中文文档下载
英文文档下载
网站地图